A 12-gb/s stacked dual-channel interface for cmos image sensor systems

HIGHLIGHTS

• who: Sang-Hoon Kim et al. from the College of Information and Communication Engineering, Sungkyunkwan University, Suwon, Korea have published the research work: A 12-Gb/s Stacked Dual-Channel Interface for CMOS Image Sensor Systems, in the Journal: (JOURNAL)
• what: The authors propose a dual-channel interface architecture that allocates high and low transition-density bit streams to two separate channels. The authors propose a power-efficient dual-channel CIS interface architecture using the transition characteristics inherent to image signals.
• how: For the LTD channel the authors used the conventional analog continuous . . .
  

   

  

  If you want to have access to all the content you need to log in!

  Thanks :)

  Username or Email

  Password

  Remember me

  Lost your password?

  If you don't have an account, you can create one here.