A simulation-guided paradigm for logic synthesis and verification

HIGHLIGHTS

• who: Synthesis et al. from the (UNIVERSITY) have published the paper: A Simulation-Guided Paradigm for Logic Synthesis and Verification, in the Journal: (JOURNAL)
• what: The authors introduce a new paradigm, simulation-guided logic synthesis and verification, where efforts are made in pregenerating a set of high quality, expressive simulation patterns to be reused many times. The authors focus on technology-independent representations of digital circuits, referred to as logic networks (or simply networks). To reduce unnecessary SAT-solving, the authors seek to increase the accuracy of this approximation. On the one hand, the authors . . .
  

   

  

  If you want to have access to all the content you need to log in!

  Thanks :)

  Username or E-mail:

  If you don't have an account, you can create one here.