Aadl extension to model classical fpga and fpga embedded within a soc

HIGHLIGHTS

  • who: Dominique Blouin and colleagues from the Université de Bretagne-Sud, Centre de recherche, BP, Lorient , France have published the article: AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC, in the Journal: (JOURNAL) of 26/Nov/2010
  • what: The work presented in this paper makes several contributions in the development of a global MPRSoC design flow. The solution that the authors propose to address this problem is the following: first, define a model library to specify the non-configurable information (static space) of the specific FPGA; then, define separate models for . . .

     

    Logo ScioWire Beta black

    If you want to have access to all the content you need to log in!

    Thanks :)

    If you don't have an account, you can create one here.

     

Scroll to Top

Add A Knowledge Base Question !

+ = Verify Human or Spambot ?