Tclink: a fully integrated open core for timing compensation in fpga-based high-speed links

HIGHLIGHTS

  • who: Eduardo Mendes and collaborators from the (UNIVERSITY) have published the research: TCLink: A Fully Integrated Open Core for Timing Compensation in FPGA-based High-Speed Links, in the Journal: (JOURNAL)
  • what: The aim of this project is the synchronization of multiple transceivers inside an FPGA and not a full high-speed link. The authors propose a fully integrated FPGA core for compensating for long-term timing variations in highspeed optical links. The model then performs a numerical simulation which is used to trace the TCLink transfer-function.
  • how: This paper presents a . . .

     

    Logo ScioWire Beta black

    If you want to have access to all the content you need to log in!

    Thanks :)

    If you don't have an account, you can create one here.

     

Scroll to Top

Add A Knowledge Base Question !

+ = Verify Human or Spambot ?